{"id":156,"date":"2008-01-02T22:31:00","date_gmt":"2008-01-02T20:31:00","guid":{"rendered":"http:\/\/www.thelins.se\/johan\/blog\/2008\/01\/badger\/"},"modified":"2008-01-02T22:31:00","modified_gmt":"2008-01-02T20:31:00","slug":"badger","status":"publish","type":"post","link":"https:\/\/www.thelins.se\/johan\/blog\/2008\/01\/badger\/","title":{"rendered":">Badger"},"content":{"rendered":"

>Recently I\u2019ve been working with Qtopia<\/a> for Bitsim<\/a>. The plan is to support acceleration through Qtopia on Linux when using their graphics controller BADGE<\/a>. For those of you interested in hardware, BADGE is an IP-block that can be implemented in both FPGAs and ASICs. It offers a basic framebuffer as well as acceleration of basic shapes such as lines, rectangles and text (!). It can also be used for blitting and such. You might know it from an apperance at LinuxDevices.<\/p>\n

Anyway, the correct work is being made using the BADGER reference board. It offers a 180 MHz ARM9 CPU and an FPGA holding BADGE operating at 100 MHz. These are interconnected using a 60MHz data bus. Not too much power or bandwidth, so it will be interesting to see what kind of performance we can get from it. The screen used is an 800×600 pixels TFT \u2013 quite a few pixels per megahertz compared to other reference boards I\u2019ve seen. The BADGE hardware can be tuned to support different bit-depths, but right now I\u2019m working with a 4\/4\/4\/4 configuration (four bits per color and four alpha bits).<\/p>\n

\"\"<\/a>
The BADGE GPU can be reached through a library and a custom Linux framebuffer driver. The idea is to have Qtopia use this library through a custom QScreen<\/a> class. I\u2019ll also have to come up with a custom QWSWindowSurface, a QPaintDevice and a QPaintEngine.<\/p>\n","protected":false},"excerpt":{"rendered":"

>Recently I\u2019ve been working with Qtopia for Bitsim. The plan is to support acceleration through Qtopia on Linux when using their graphics controller BADGE. For those of you interested in hardware, BADGE is an IP-block that can be implemented in both FPGAs and ASICs. It offers a basic framebuffer as well as acceleration of basic … Continue reading >Badger<\/span><\/a><\/p>\n","protected":false},"author":2,"featured_media":0,"comment_status":"open","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[1],"tags":[],"class_list":["post-156","post","type-post","status-publish","format-standard","hentry","category-uncategorized"],"jetpack_featured_media_url":"","_links":{"self":[{"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/posts\/156","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/comments?post=156"}],"version-history":[{"count":0,"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/posts\/156\/revisions"}],"wp:attachment":[{"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/media?parent=156"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/categories?post=156"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.thelins.se\/johan\/blog\/wp-json\/wp\/v2\/tags?post=156"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}